US005781752A

United States Patent [19]

Moshovos et al.

[11] **Patent Number:** 5,781,752

[45] **Date of Patent:** Jul. 14, 1998

[54] **TABLE BASED DATA SPECULATION CIRCUIT FOR PARALLEL PROCESSING COMPUTER**

[75] Inventors: **Andreas I. Moshovos; Scott E. Breach; Terani N. Vijaykumar; Gurindar S. Sohi**, all of Madison, Wis.

[73] Assignee: **Wisconsin Alumni Research Foundation**, Madison, Wis.

[21] Appl. No.: **773,992**

[22] Filed: **Dec. 26, 1996**

[51] Int. Cl.^{6} **G06F 9/38**
[52] U.S. Cl. **395/392**
[58] Field of Search 395/392

[56] **References Cited**

U.S. PATENT DOCUMENTS

5,664,138 9/1997 Yoshida 395/395

5,666,506 9/1997 Hesson et al. 395/392

OTHER PUBLICATIONS

Gurinda Sohi et al., Instruction Issue Logic for High–Performance Interruptable Pipelined Processors; ACM 1987, pp. 27–34.

Primary Examiner—Krisna Lim
Attorney, Agent, or Firm—Quarles & Brady

[57] **ABSTRACT**

A predictor circuit permits advanced execution of instructions depending for their data on previous instructions by predicting such dependencies based on previous mis-speculations detected at the final stages of processing. Synchronization of dependent instructions is provided by a table creating entries for each instance of potential dependency. Table entries are created and deleted dynamically to limit total memory requirements.

9 Claims, 7 Drawing Sheets